Student Projects > Electronics > Verilog HDL > Verilog HDL Program for Serail In – Serial Out Shift Register

Verilog HDL Program for Serail In – Serial Out Shift Register

Ansten Lobo Verilog HDL

Verilog HDL Program for Serail In – Serial Out Shift Register.

1
2
3
4
5
6
7
8

module sipo(sout,sin,clk);
    output [3:0]sout;
    input sin,clk;
    dff2 u1(sout[0],sin,clk);
    dff2 u2(sout[1],sout[0],clk);
    dff2 u3(sout[2],sout[1],clk);
    dff2 u4(sout[3],sout[2],clk);
endmodule
Simulated Waveform for Serail In – Serial Out Shift Register
Simulated Waveform for Serail In – Serial Out Shift Register
Ansten Lobo

5 thoughts on “Verilog HDL Program for Serail In – Serial Out Shift Register”

  1. fantastic issues altogether, you simply won a
    logo new reader. What could you recommend about your publish that you made some days
    in the past? Any certain?

  3. Everything is very open with a precise description of the issues. It was truly informative. Your site is useful. Thank you for sharing!

Leave a Reply

Your email address will not be published. Required fields are marked *

Get the latest updates on your inbox

Be the first to receive the latest updates from Codesdoc by signing up to our email subscription.

    StudentProjects.in