Verilog HDL Program for 3-8 DECODER USING 2-4 DECODER

A decoder is a device which does the reverse operation of an encoder, undoing the encoding so that the original information can be retrieved. The same method used to encode is usually just reversed in order to decode. It is a combinational circuit that converts binary information from n input lines to a maximum of 2n unique output lines.

module dec38(o,i);
    output [7:0]o;
    input [2:0]i;
    wire x;
    inv u1(x,i[2]);
    decoder24 u2(o[3:0],i[1],i[0],x);
    decoder24 u3(o[7:4],i[1],i[0],i[2]);
Simulated waveform for 3-8 Decoder
Simulated waveform for 3-8 Decoder
Ansten Lobo

2 thoughts on “Verilog HDL Program for 3-8 DECODER USING 2-4 DECODER

  1. Whether you’re a business or personal brand, you should definitely
    pay attention to Pinterest. Unfortunately, it’s also introduced a host of ways to violate
    intellectual property laws. The more powerful the
    image, the more interest you will provoke in visitors to your profile which in turn will result
    in your profile attracting more followers.

Leave a Reply

Your email address will not be published. Required fields are marked *

Get the latest updates on your inbox

Be the first to receive the latest updates from Codesdoc by signing up to our email subscription.