<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>nand gate | Student Projects</title>
	<atom:link href="https://studentprojects.in/tag/nand-gate/feed/" rel="self" type="application/rss+xml" />
	<link>https://studentprojects.in</link>
	<description>Microcontroller projects, Circuit Diagrams, Project Ideas</description>
	<lastBuildDate>Sat, 09 Jun 2012 08:57:46 +0000</lastBuildDate>
	<language>en-US</language>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	<generator>https://wordpress.org/?v=6.1.7</generator>
	<item>
		<title>Verilog HDL Program for NAND Logic Gate</title>
		<link>https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-nand-logic-gate/</link>
					<comments>https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-nand-logic-gate/#respond</comments>
		
		<dc:creator><![CDATA[Ansten Lobo]]></dc:creator>
		<pubDate>Thu, 31 May 2012 13:32:42 +0000</pubDate>
				<category><![CDATA[Verilog HDL]]></category>
		<category><![CDATA[nand gate]]></category>
		<category><![CDATA[verilog]]></category>
		<guid isPermaLink="false">http://studentprojects.in/?p=2982</guid>

					<description><![CDATA[<p>The Negated AND, NOT AND or NAND gate is the opposite of the digital AND gate, and behaves in a manner that corresponds to the opposite of AND gate. A LOW (0) output results only if both the inputs to the gate are HIGH (1); if one or both inputs are LOW (0), a HIGH</p>
<p>The post <a href="https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-nand-logic-gate/">Verilog HDL Program for NAND Logic Gate</a> first appeared on <a href="https://studentprojects.in">Student Projects</a>.</p>]]></description>
										<content:encoded><![CDATA[<p>The Negated AND, NOT AND or NAND gate is the opposite of the digital AND gate, and behaves in a manner that corresponds to the opposite of AND gate. A LOW (0) output results only if both the inputs to the gate are HIGH (1); if one or both inputs are LOW (0), a HIGH (1) output results.</p>
<p>The NAND gate is significant because any boolean function can be implemented by using a combination of NAND gates. This property is called functional completeness.</p>
<pre lang="VHDL" line="1">
module nand1(c,a,b);
    output c;
    input a,b;
    wire d;
    and1 u1(d,a,b);
    inv u2(c,d);
endmodule
</pre>
<figure id="attachment_2983" aria-describedby="caption-attachment-2983" style="width: 615px" class="wp-caption aligncenter"><img decoding="async" src="https://studentprojects.in/wp-content/uploads/2012/05/Simulated-waveform-for-Nand-Gate.jpg" alt="Simulated waveform for Nand Gate" title="Simulated waveform for Nand Gate" width="615" height="98" class="size-full wp-image-2983" /><figcaption id="caption-attachment-2983" class="wp-caption-text">Simulated waveform for Nand Gate</figcaption></figure><p>The post <a href="https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-nand-logic-gate/">Verilog HDL Program for NAND Logic Gate</a> first appeared on <a href="https://studentprojects.in">Student Projects</a>.</p>]]></content:encoded>
					
					<wfw:commentRss>https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-nand-logic-gate/feed/</wfw:commentRss>
			<slash:comments>0</slash:comments>
		
		
			</item>
	</channel>
</rss>
