<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>BCD to GRAY conversion | Student Projects</title>
	<atom:link href="https://studentprojects.in/tag/bcd-to-gray-conversion/feed/" rel="self" type="application/rss+xml" />
	<link>https://studentprojects.in</link>
	<description>Microcontroller projects, Circuit Diagrams, Project Ideas</description>
	<lastBuildDate>Sat, 09 Jun 2012 09:30:38 +0000</lastBuildDate>
	<language>en-US</language>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	<generator>https://wordpress.org/?v=6.1.7</generator>
	<item>
		<title>Verilog HDL Program for BCD to GRAY conversion</title>
		<link>https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-bcd-to-gray-conversion/</link>
					<comments>https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-bcd-to-gray-conversion/#comments</comments>
		
		<dc:creator><![CDATA[Ansten Lobo]]></dc:creator>
		<pubDate>Sat, 09 Jun 2012 09:29:42 +0000</pubDate>
				<category><![CDATA[Verilog HDL]]></category>
		<category><![CDATA[verilog]]></category>
		<category><![CDATA[BCD to GRAY conversion]]></category>
		<guid isPermaLink="false">http://studentprojects.in/?p=3230</guid>

					<description><![CDATA[<p>Verilog HDL Program for BCD to GRAY conversion. module bcd2gray(o,i); output [2:0]o; input [2:0]i; reg [2:0]o; always @(i) begin o[2]=i[2]; o[1]=i[2]^i[1]; o[0]=i[1]^i[0]; end endmodule</p>
<p>The post <a href="https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-bcd-to-gray-conversion/">Verilog HDL Program for BCD to GRAY conversion</a> first appeared on <a href="https://studentprojects.in">Student Projects</a>.</p>]]></description>
										<content:encoded><![CDATA[<p>Verilog HDL Program for BCD to GRAY conversion.</p>
<pre lang="Verilog" line="1">
module bcd2gray(o,i);
    output [2:0]o;
    input [2:0]i;
    reg [2:0]o;
    always @(i)
    begin
        o[2]=i[2];
        o[1]=i[2]^i[1];
        o[0]=i[1]^i[0];
    end
endmodule
</pre>
<figure id="attachment_3232" aria-describedby="caption-attachment-3232" style="width: 615px" class="wp-caption aligncenter"><img decoding="async" src="https://studentprojects.in/wp-content/uploads/2012/06/Simulated-Waveform-for-BCD-to-GRAY-conversion.jpg" alt="Simulated Waveform for BCD to GRAY conversion" title="Simulated Waveform for BCD to GRAY conversion" width="615" height="35" class="size-full wp-image-3232" /><figcaption id="caption-attachment-3232" class="wp-caption-text">Simulated Waveform for BCD to GRAY conversion</figcaption></figure><p>The post <a href="https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-bcd-to-gray-conversion/">Verilog HDL Program for BCD to GRAY conversion</a> first appeared on <a href="https://studentprojects.in">Student Projects</a>.</p>]]></content:encoded>
					
					<wfw:commentRss>https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-bcd-to-gray-conversion/feed/</wfw:commentRss>
			<slash:comments>1</slash:comments>
		
		
			</item>
	</channel>
</rss>
