<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>3-8 ENCODER | Student Projects</title>
	<atom:link href="https://studentprojects.in/tag/3-8-encoder/feed/" rel="self" type="application/rss+xml" />
	<link>https://studentprojects.in</link>
	<description>Microcontroller projects, Circuit Diagrams, Project Ideas</description>
	<lastBuildDate>Sat, 09 Jun 2012 08:49:58 +0000</lastBuildDate>
	<language>en-US</language>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	<generator>https://wordpress.org/?v=6.1.7</generator>
	<item>
		<title>Verilog HDL Program for 3-8 ENCODER</title>
		<link>https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-3-8-encoder/</link>
					<comments>https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-3-8-encoder/#respond</comments>
		
		<dc:creator><![CDATA[Ansten Lobo]]></dc:creator>
		<pubDate>Sat, 02 Jun 2012 10:05:33 +0000</pubDate>
				<category><![CDATA[Verilog HDL]]></category>
		<category><![CDATA[program]]></category>
		<category><![CDATA[3-8 ENCODER]]></category>
		<category><![CDATA[verilog]]></category>
		<guid isPermaLink="false">http://studentprojects.in/?p=3030</guid>

					<description><![CDATA[<p>An encoder is a device, circuit, transducer, software program, algorithm or person that converts information from one format or code to another, for the purposes of standardization, speed, secrecy, security, or saving space by shrinking size. module encoder83(o,i); output [2:0]o; input [7:0]i; wire x,y,k,l,m; or1 u1(x,i[5],i[4]); or1 u2(y,i[7],i[6]); or1 u3(o[2],x,y); or1 u4(k,i[3],i[2]); or1 u5(o[1],y,k); or1</p>
<p>The post <a href="https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-3-8-encoder/">Verilog HDL Program for 3-8 ENCODER</a> first appeared on <a href="https://studentprojects.in">Student Projects</a>.</p>]]></description>
										<content:encoded><![CDATA[<p>An encoder is a device, circuit, transducer, software program, algorithm or person that converts information from one format or code to another, for the purposes of standardization, speed, secrecy, security, or saving space by shrinking size.</p>
<pre lang="VHDL" line="1">
module encoder83(o,i);
    output [2:0]o;
    input [7:0]i;
    wire x,y,k,l,m;
    or1 u1(x,i[5],i[4]);
    or1 u2(y,i[7],i[6]);
    or1 u3(o[2],x,y);
    or1 u4(k,i[3],i[2]);
    or1 u5(o[1],y,k);
    or1 u6(l,i[7],i[5]);
    or1 u7(m,i[3],i[1]);
    or1 u8(o[0],l,m);
endmodule
</pre>
<figure id="attachment_3031" aria-describedby="caption-attachment-3031" style="width: 615px" class="wp-caption aligncenter"><img decoding="async" src="https://studentprojects.in/wp-content/uploads/2012/06/Simulated-waveform-for-3-8-Encoder.jpg" alt="Simulated waveform for  3-8 Encoder" title="Simulated waveform for  3-8 Encoder" width="615" height="99" class="size-full wp-image-3031" /><figcaption id="caption-attachment-3031" class="wp-caption-text">Simulated waveform for  3-8 Encoder</figcaption></figure><p>The post <a href="https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-3-8-encoder/">Verilog HDL Program for 3-8 ENCODER</a> first appeared on <a href="https://studentprojects.in">Student Projects</a>.</p>]]></content:encoded>
					
					<wfw:commentRss>https://studentprojects.in/electronics/verilog-hdl/verilog-hdl-program-for-3-8-encoder/feed/</wfw:commentRss>
			<slash:comments>0</slash:comments>
		
		
			</item>
	</channel>
</rss>
